


Hades\_840M\_ULT  
Schematics Document

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Cover Page			
Size A4	Document Number Hades 840M ULT		Rev -1
Date: Wednesday, April 30, 2014		Sheet 1 of	102

# Hades ULV Board Block Diagram

Project code : 4PD02F010001

PCB P/N : 14205

Revision : -1



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			Block Diagram	
Size	Document Number	Hades 840M ULT		Rev
Custom				-1
Date:	Thursday, May 22, 2014	Sheet	2	of 102

D

C


B

A


HADES

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CPU (Reserved)		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 3 of	102



**SSID = CPU**



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**HADES**

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b>CPU (DDR)</b>			
Size	Document Number		Rev
Custom	<b>Hades 840M ULT</b>		<b>-1</b>
Date:	Wednesday, April 30, 2014	Sheet 5 of	102

# SSID = CPU

Pin Name	System Pull-up/Pull-down	Schematic Notes	✓
CFG[19:0]		Please refer to the <i>Crescent Bay and (??) Platforms - Debug Port Design Guide (DPDG)</i> .	

Note: Processor strap CFG[4] should be pulled low to enable embedded DisplayPort\*

eDP Enable	
CFG4	1:Disable 0:Enable




Signal Name	Description	Direction/ Buffer Type
CFG[19:0]	<b>Configuration Signals:</b> The CFG signals have a default value of '1' if not terminated on the board. Refer to the appropriate platform design guide for pull-down recommendations when a logic low is desired. <ul style="list-style-type: none"><li>• <b>CFG[3:0]:</b> Reserved configuration lane. A test point may be placed on the board for these lanes.</li><li>• PCI Express* Static x16 Lane Numbering Reversal.</li><li>—</li><li>—</li><li>• <b>CFG[4]: eDP enable</b><ul style="list-style-type: none"><li>— 1 = Disabled</li><li>— 0 = Enabled</li></ul></li><li>• <b>[19:5]:</b> Reserved configuration lanes. A test point may be placed on the board for these lands.</li></ul>	I/O GTL
CFG_RCOMP	Configuration resistance compensation.	-
FC_x	FC signals are signals that are available for compatibility with other processors. A test point may be placed on the board for these lands. Refer to the appropriate platform design guide for implementation details.	

continued...

## 7.4 Reserved or Unused Signals

The following are the general types of reserved (RSVD) signals and connection guidelines:

- RSVD – these signals should not be connected
- RSVD\_TP – these signals should be routed to a test point
- RSVD\_NCTF – these signals are non-critical to function and may be left unconnected




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>CPU (CFG)</b>			
Size Custom	Document Number		Rev
	<b>Hades 840M ULT</b>		<b>-1</b>
Date:	Wednesday, April 30, 2014	Sheet 6 of	102

SSID = CPU



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (VCC CORE)

Size

Document Number

Custom

Hades 840M ULT

Rev

-1



Date: Wednesday, April 30, 2014

Sheet 7 of 102

SSID = CPU

HDMI

54 HDMI\_DATA\_CPU\_N2 <<<  
54 HDMI\_DATA\_CPU\_P2 <<<  
54 HDMI\_DATA\_CPU\_N1 <<<  
54 HDMI\_DATA\_CPU\_P1 <<<  
54 HDMI\_DATA\_CPU\_N0 <<<  
54 HDMI\_DATA\_CPU\_P0 <<<  
54 HDMI\_DATA\_CPU\_N3 <<<  
54 HDMI\_DATA\_CPU\_P3 <<<



Layout Note:

Design Guideline:  
EDP\_COMP keep routing length max 100 mils.  
Trace Width:20 mils.

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
eDP_RCOMP	20 mils	25 mils	24.9 Ω ±1%	Max = 100 mils

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (DDI/EDP)

Size A4

Document Number


Rev -1

Date: Wednesday, April 30, 2014

Sheet 8 of 102



**SSID = CPU**



### Layout Note:

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

## HADES

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

### CPU (VSS)

Size  
A4


Document Number

## Hades 840M ULT



Rev	-1
-----	----

Date: Wednesday, April 30, 2014


Sheet 9 of 102



For Intel Recommend EE Part



SB 20140402



For Intel Recommend EE Part

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**CPU (Power CAP1)**

Size  
A4

Document Number

**Hades 840M ULT**


Rev  
-1

Date: Wednesday, April 30, 2014


Sheet 10 of 102

擺放電容的位置請參考 Page 21,每個位置如下

MAX: 1.92A



MAX: 0.285A




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

Title		
CPU (Power CAP2)		
Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date: Wednesday, April 30, 2014	Sheet 11 of 102	



SSID = MEMORY





HADES


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation


21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
(Reserved) SODIMM SODIMM4		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 14 of	102



## USB Table

Pair	Device
0	USB3.0 Port0
1	USB3.0 Port1
2	USB3.0 Port3
3	
4	BT
5	
6	CCD
7	Card Reader



- Layout Note:**
1. PCIE\_RCOMP/ PCIE\_IREF trace width=12-15mil
  2. Isolation Spacing: 12mil
  3. Total trace length<500mil

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) <b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) <b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

## USBRBIAS/USBRBIAS# Connection Guidelines

- Short the USBRBIAS and the USBRBIAS# pins at the package and then route on the top layer to one end of a 22.6 Ω ±1% resistor to ground (see Figure 15-2).
- Route signal using 50 ohm single-ended impedance and 500 mils (12.7-mm) max trace length and no longer than 450 mils to resistor.
- Avoid routing next to clock pins or under stitching capacitors. Recommended minimum spacing to other signal traces is 15 mils (0.381 mm).

Signal	Trace Width	Isolation Spacing	Resistor Value	Length
PCIE_RCOMP	4 mils min (breakout) 12-15 mils (trace) <b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	3k ohm ±1% pulled to VCCUSB3PLL.	Max total = 500 mils
PCIE_IREF	4 mils min (breakout) 12-15 mils (trace) <b>Note:</b> Must maintain low DC resistance routing (<0.2 ohm).	At least 12 mils to any adjacent high speed I/O.	No resistor. Must connect directly to VCCUSB3PLL.	Max total = 500 mils

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通



**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
CPU (PCI/USB)			
Size	Document Number		Rev
A3	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 16 of	102



Bit	Description
31:3	Reserved
2	<p><b>WAKE# Pin Deep Sx Enable (WAKE_PIN_DSX_EN)</b> - R/W. When this bit is '1', the PCI Express WAKE# pin is monitored while in Deep Sx, supporting wake from Deep Sx due to assertion of this pin. In this case the platform must externally pull-up the pin to the DSW (instead of pulling-up to the SUS as historically been the case).</p> <p>When this bit is '0':</p> <ul style="list-style-type: none"> <li>Deep Sx configurations: The PCH internal pull-down on the WAKE# pin is enabled in Deep Sx and during G3 exit and the pin is not monitored during this time.</li> <li>Deep Sx disabled configurations: The PCH internal pull-down on the WAKE# pin is never enabled.</li> </ul> <p><b>NOTE:</b> Deep Sx disabled configuration must leave this bit at '0'.</p>

DSWODVREN - On Die DSW VR Enable	
HIGH	Enabled (DEFAULT)
LOW	Disabled



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>CPU (DMI/FDI/PM)</b>	
Size A3	Document Number
<b>Hades 840M ULT</b>	
Date: Wednesday, April 30, 2014	Rev -1
Sheet 17	of 102






Table 27. Socket 2 Module Configuration

State #	Module Configuration Decodes				Module Type and Main Host Interface <sup>1</sup>	Port Configuration <sup>2</sup>
	CONFIG_0 (Pin 21)	CONFIG_1 (Pin 69)	CONFIG_2 (Pin 75)	CONFIG_3 (Pin 1)		
0	GND	GND	GND	GND	SSD – SATA	N/A
1	GND	N/C	GND	GND	SSD – PCIe	N/A

HADES

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CPU (RTC/LPC/SATA/HDA)**

Size: Custom  
Date: Wednesday, April 30, 2014


Document Number: **Hades 840M ULT**

Rev: **-1**



Sheet 19 of 102







SB 20140428









SB 20140402




No Reboot Strap	
HDA_SPKR	Low = Default High = No Reboot



[DGPU\_TYPE1:DGPU\_TYPE2]  
HH:UMA LL=840  
HL:850 LH=reserve



GSPI0_MOSI_BBSO_R(SSD_PWR)	
PU	RESERVED
PD	SPI BUS



Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU (GPIO/MISC)

Size A3

Document Number

Rev

Date: Wednesday, April 30, 2014


Sheet 20 of 102

Hades 840M ULT

-1

# Notes:

1. Required only on external SUS.
2. Placeholder only. Does not need to be stuffed.
3. The following pins are not to be connected and be left floating. Test point is optional on these pins: AC20, Y20, K18, M20, V21.
4. Note that some decoupling capacitors are shared between more than 1 rail. Follow the "Place capacitors near balls" instructions above to ensure this sharing is optimized.
5. Capacitors should be placed less than 100 mils (2.54 mm) from the edge of package.
6. For description of (R)unway, and (E)dge decoupling capacitor placement, please refer to Section 41.3, "Loop Inductance Reduction Decoupling" on page 532.





Wistron Confidential document. Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title <b>CPU (POWER1)</b>		
Size A3	Document Number <b>Hades 840M ULT</b>	Rev <b>-1</b>
Date: Wednesday, April 30, 2014	Sheet 21	of 102



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
CPU (RSVD)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014		Sheet 22 of 102







SSID = KBC

BATTER /CHARGER---->  
Thermal/eDP/GPU---->


Touch DS---

20K : 64.20025.LOL



Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
VA30	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
Hades UNA	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V
Hades DIS 940	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V
Hades DIS 950	100.0 K	47.0 K	2.245 V	2.2592	>= 2.123 V
Hades DIS 960	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V
Posidon DIS 940	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V
Posidon DIS 960	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V
Posidon DIS 970	100.0 K	143.0 K	1.358 V	1.3740	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V

Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
SA	100.0 K	10.0 K	3.000 V	3.0054	>= 2.875 V
SB	100.0 K	20.0 K	2.750 V	2.7591	>= 2.616 V
SC	100.0 K	33.0 K	2.481 V	2.4935	>= 2.363 V
-1	100.0 K	47.0 K	2.245 V	2.2592	>= 2.123 V
Reserved for project use	100.0 K	64.9 K	2.001 V	2.0169	>= 1.934 V
Reserved for project use	100.0 K	76.8 K	1.867 V	1.8827	>= 1.758 V
Reserved for project use	100.0 K	100.0 K	1.650 V	1.6665	>= 1.504 V
Reserved for project use	100.0 K	143.0 K	1.358 V	1.3740	>= 1.281 V
Reserved for project use	100.0 K	174.0 K	1.204 V	1.2197	>= 1.126 V
Reserved for project use	100.0 K	215.0 K	1.048 V	1.0620	>= 0.924 V



Model ID	Pull-Low Register	Pull-High Register	Typical Voltage	Max Voltage	KBC Firmware Setting
65W	N/A	100.0 K	3.300 V		>= 3.000 V
90W	100.0 K	N/A	0.000 V		< 0.150 V
30W	100.0 K	100.0 K	0.300 V	0.3055	>= 0.150 V
45W	20.0 K	100.0 K	0.550 V	0.5592	>= 0.425 V
120W	33.0 K	100.0 K	0.819 V	0.8312	>= 0.684 V
135W	47.0 K	100.0 K	1.055 V	1.0695	>= 0.937 V
150W	64.9 K	100.0 K	1.299 V	1.3146	>= 1.177 V
Reserved	76.8 K	100.0 K	1.433 V	1.4497	>= 1.366 V
Reserved	100.0 K	100.0 K	1.650 V	1.6665	>= 1.542 V



# SSID = Flash.ROM

## SPI FLASH ROM (8M byte) for PCH

*SPI ROM Equal length need to less than 500mil*


SPI FLASH ROM (8M byte)

1ST= 072.02564.0001(AMIC A25LQ64M)

2ND=072.25B64.0001(Gigadevice GD25B64BSIGR)

purge=72.25Q64.K01 (WINBOND W25Q64FVSSIQ)

72.25647.00A (MXIC MX25L6473EM2I)



# SSID = RBAT




Figure 28-1. SPI Topology (Single Device)





Table 28-2. SPI Flash Device(s) and TPM Routing Guideline (Sheet 2 of 2)

Parameter	Segment	Stackup	Unit	Routing Recommendation
Resistor	R1		ohm	15
	R2		ohm	1k
	R3		ohm	33

Notes:

- SPI\_CLK must be 20 mils spacing from any other high frequency (>1 GHz) signal.
- Place R1 closer to driver side to effectively damping the undershoot and overshoot.
- All TPM branches/connections (TPM\_MOSI, TPM\_MISO, TPM\_CLK, and PCH\_CS2#) can be left as NC if SPI TPM is not implemented.







Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

<b>緯創資通</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>Flash(KBC+PCH)/RTC</b>	
Size A3	Document Number
<b>Hades 8400M ULT</b>	
Date: Wednesday, April 30, 2014	Sheet 25 of 102
Rev	-1

The diagram shows a PCB layout for a temperature sensor module. Key components include:

- Sensor:** Q2601 (PMS3904-1-GP) with part number 84.03904.L06 and 2nd = 84.03904.E11.
- IC:** U2601 (G788P81U-GP) with part number 074.00788.00B9, 1.H/W T8 Shutdown, and T8=85 degree.
- Resistors:** R2601 (0R2J-L-GP), R2604 (NTC-100K-8-GP), R2605 (SC470P50V3JN-2GP).
- Capacitors:** C2601 (SCD1U16V2KX-L-GP), C2604 (SC470P50V3JN-2GP), C2605 (SC470P50V3JN-2GP).
- Other components:** R2602 (0R2J-L-GP), R2603 (0R2J-L-GP), R2604 (NTC-100K-8-GP), R2605 (SC470P50V3JN-2GP).
- Connectors:** P2800\_DXP, P2800\_DNX, P2800\_VKX-L-GP.
- Power and Ground:** 3D3V\_S0, 3D3V\_THERM\_VDD, THERM\_SYS\_SHDN#, GND.
- Signal Lines:** NCT\_CLK, NCT\_DATA, ALERT#.
- Layout Note:** Both DXN and DXP routing 10 mil trace width and 10 mil spacing.
- System Sensor:** Put on palm rest.



ALERT# /T CRIT#  
Pull-up Resistor

	R7				
	2Kohm	7.5Kohm	10.5Kohm	14Kohm	18.7Kohm
R5					
2Kohm	77°C	87°C	97°C	107°C	117°C
7.5Kohm	79°C	89°C	99°C	109°C	119°C
10.5Kohm	81°C	91°C	101°C	111°C	121°C
14Kohm	83°C	93°C	103°C	113°C	123°C
18.7Kohm	85°C	95°C	105°C	115°C	125°C

T\_CRIT temperature strapping point


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title **Thermal 7718/Fan Controllor P2793**



Size A3	Document Number <b>Hades 840M ULT</b>	Rev <b>-1</b>
Date: Wednesday, May 14, 2014	Sheet 26 of 102	





Output Gain Table

R1	R2	R3	R4	Gain (Differential)
NC	NC	0	0	11dB
0	NC	NC	0	14dB
NC	0	0	NC	19dB
0	0	NC	NC	25dB



HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio AMP ALC1001		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date: Wednesday, May 14, 2014	Sheet 28 of 102	


SSID = AUDIO

## Speaker

### Layout Note:

Trace width=40mil



28,86 AMP\_SPK1\_L- >>>  
28,86 AMP\_SPK1\_L+ >>>  
27,86 AUD\_SPK1\_L- >>>  
27,86 AUD\_SPK1\_L+ >>>  
28,86 AMP\_SPK1\_R- >>>  
28,86 AMP\_SPK1\_R+ >>>  
27,86 AUD\_SPK1\_R- >>>  
27,86 AUD\_SPK1\_R+ >>>






## Combo Jack

SB 20140410

SB 20140410



-1 20140522







Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
Audio Jack		
Size	Document Number	Rev
Custom	Hades 840M ULT	-1
Date:	Thursday, May 22, 2014	Sheet 29 of 102




C3008: close to Pin32  
C3007: close to Pin11 (RTL8111 only)




HADES

Title			
<b>LAN (RTL8111G(S))</b>			
Size	Document Number	Rev	
A3	<b>Hades 840M ULT</b>	<b>-1</b>	
Date:	Wednesday, April 30, 2014	Sheet	30 of 102

SSID = LAN




SB 20140328 FOR POE ISSUE



HADES  
Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (LAN+VGA) CONNECTOR		
Size Custom	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 31	of 102



HADES

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
RTS5170(CARD READER)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 32 of 102



5	4	3	2	1
D				
C				
B				
A				

HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Card Reader CONN (Reserved)		
Size Custom	Document Number	Rev
Hades 840M ULT		-1
Date: Wednesday, April 30, 2014	Sheet 33 of	102

Low Active 2A  
RDSon = 80mΩ (Typ)

Low Active 2A  
RDSon = 80mΩ (Typ)

USB 3.0 Connector Pin definition	
1	POWER
2	USB 2.0 D-
3	USB 2.0 D+
4	GND
5	StdA_SSRX-
6	StdA_SSRX+
7	GND
8	StdA_SSTX-
9	StdA_SSTX+

Reserve for RF



5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

USB CHARGER

Size  
A4


Document Number  
Hades 840M ULT

Rev  
-1



Date: Wednesday, April 30, 2014

Sheet 35 of 102



### *Power Sequence*



## ANNIE Run Power




### *Discharge circuit*



HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>Power Plane Enable &amp; SEQUENCE</b>			
Size A2	Document Number		Rev
	<b>Hades 840M ULT</b>		<b>-1</b>
Date:	Wednesday, May 14, 2014		Sheet 36 of 102



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**ADAPTER OCP / S3 reduction**

Size  
Custom


Document Number

**Hades 840M ULT**

Rev  
**-1**

Date: Wednesday, April 30, 2014

Sheet 37 of 102



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DS3**

Size  
A4

Document Number

**Hades 840M ULT**

Rev  
**-1**

Date: Wednesday, April 30, 2014

Sheet 38 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

1D05 M

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet 39 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected Standby1

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 40 of 102



5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Connected Standby2

Size  
A4

Document Number

Date: Wednesday, April 30, 2014


Rev  
-1

Hades 840M ULT

Sheet 41 of 102

# ANNIE solution

Adaptor in to generate DCBATOUT



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**DCIN JACK**

Size  
A4

Document Number


**Hades 840M ULT**

Rev  
-1

Date: Friday, May 16, 2014


Sheet 42 of 102

## Battery Reset



## Battery Insert

## Battery Connector



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**BATT CONN**

Size  
A4

Document Number

**Hades 840M ULT**

Rev  
-1

Date: Wednesday, April 30, 2014

Sheet 43 of 102



303V\_PWR\_DCBATOUT

Reserve for RF

PC4501

PC4502

PC4503

PU4502

SIS412DN-T1-GE3-GP

84.00412.037

2nd = 84.08067.A37

PL4501

IND-202UH-122-GP

68.2R21B.10J

2nd = 68.2R210.20B

PC4513

PT4502

SE220uF6.3VM-30-GP

77.52271.09L

2ND = 77.52271.07L

220uF/6.3V, 6.3\*6\*4.5

ESR=17mohm

Ripple Current=3200 mA

Close outcap

PWR\_303V\_VOUT1

PR4502

6K8K2F-2-GP

R1

PR4503

10K2F-L1-GP

R2

Close to VFB Pin (pin5)

$V_{out} = 2 * (1 + R1/R2)$

$= 2 * (1 + 6.8K / 10K)$

$= 3.36V$

DCBATOUT

PC4527

SCD01U50V20K-L-GP

PC4525

PC4526

PC4527

PC4528

PC4529

PC4530

PC4531

PC4532

PC4533

PC4534

PC4535

PC4536

PC4537

PC4538

PC4539

PC4540

PC4541

PC4542

PC4543

PC4544

PC4545

PC4546

PC4547

PC4548

PC4549

PC4550

PC4551

PC4552

PC4553

PC4554

PC4555

PC4556

PC4557

PC4558

PC4559

PC4560

PC4561

PC4562

PC4563

PC4564

PC4565

PC4566

PC4567

PC4568

PC4569

PC4570

PC4571

PC4572

PC4573

PC4574

PC4575

PC4576

PC4577

PC4578

PC4579

PC4580

PC4581

PC4582

PC4583

PC4584

PC4585

PC4586

PC4587

PC4588

PC4589

PC4590

PC4591

PC4592

PC4593

PC4594

PC4595

PC4596

PC4597

PC4598

PC4599

PC4600

PC4601

PC4602

PC4603

PC4604

PC4605

PC4606

PC4607

PC4608

PC4609

PC4610

PC4611

PC4612

PC4613

PC4614

PC4615

PC4616

PC4617

PC4618

PC4619

PC4620

PC4621

PC4622

PC4623

PC4624

PC4625

PC4626

PC4627

PC4628

PC4629

PC4630

PC4631

PC4632

PC4633

PC4634

PC4635

PC4636

PC4637

PC4638

PC4639

PC4640

PC4641

PC4642

PC4643

PC4644

PC4645

PC4646

PC4647

PC4648

PC4649

PC4650

PC4651

PC4652

PC4653

PC4654

PC4655

PC4656

PC4657

PC4658

PC4659

PC4660

PC4661

PC4662

PC4663

PC4664

PC4665

PC4666

PC4667

PC4668

PC4669

PC4670

PC4671

PC4672

PC4673

PC4674

PC4675

PC4676

PC4677

PC4678

PC4679

PC4680

PC4681

PC4682

PC4683

PC4684

PC4685

PC4686

PC4687

PC4688

PC4689

PC4690

PC4691

PC4692

PC4693

PC4694

PC4695

PC4696

PC4697

PC4698

PC4699

PC4700

PC4701

PC4702

PC4703

PC4704

PC4705

PC4706

PC4707

PC4708

PC4709

PC4710

PC4711

PC4712

PC4713

PC4714

PC4715

PC4716

PC4717

PC4718

PC4719

PC4720

PC4721

PC4722

PC4723

PC4724

PC4725

PC4726

PC4727

PC4728

PC4729

PC4730

PC4731

PC4732

PC4733

PC4734

PC4735

PC4736

PC4737

PC4738

PC4739

PC4740

PC4741

PC4742

PC4743

PC4744

PC4745

PC4746

PC4747

PC4748

PC4749

PC4750

PC4751

PC4752

PC4753

PC4754

PC4755

PC4756

PC4757

PC4758

PC4759

PC4760

PC4761

PC4762

PC4763

PC4764

PC4765

PC4766

PC4767

PC4768

PC4769

PC4770

PC4771

PC4772

PC4773

PC4774

PC4775

PC4776

PC4777

PC4778

PC4779

PC4780

PC4781

PC4782

PC4783

PC4784

PC4785

PC4786

PC4787

PC4788

PC4789

PC4790

PC4791

PC4792

PC4793

PC4794

PC4795

PC4796

PC4797

PC4798

PC4799

PC4800

PC4801

PC4802

PC4803

PC4804

PC4805

PC4806

PC4807

PC4808

PC4809

PC4810

PC4811

PC4812

PC4813

PC4814

PC4815

PC4816

PC4817

PC4818

PC4819

PC4820

PC4821

PC4822

PC4823

PC4824

PC4825


PC4826

PC4827

PC482

**SSID = CPU.Regulator**

	15W	28W	note
PR4614	680K	523K	Setting IMAX
PR4617	100K	100K	Freq=1.2M Hz
PR4611	475K	383K	15W
PR4612	75K	75K	OCF
PR4607	2K87	2K87	LL
PT1001	DY	Mount	POS-CAP





**HADES**      Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title			
<b>TPS51624 CPUCORE(1/2)</b>			
Size	Document Number		Rev
Custom	<b>Hades 840M ULT</b>		<b>-1</b>
Date:	Thursday, May 15, 2014	Sheet 46 of	102

5 4 3 2 1

DCBATOUT




SB 20140407



74.97374.043



Mag . 10 x 10 x 4  
DCR 0.875 ~ 0.962 mOhm  
TDC 35A , Isat : 68A



modify schematic  
2012-0814


	15W	28W
PR4704	15.8K	19.6K
PU4701	74.97374.043	74.97374.043

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.


Title		
TPS51624 CPUCORE(2/2)		
Size	Document Number	Rev
B	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 47 of 102



## TPS51716 for 1D05V

High Side  
84.00412.037 SIS412  
Vgs @ 4.5V,  
Id = 12A,  
Rds(on) = 24 ~ 30mohm


Low Side  
84.00412.037 SIS412  
Vgs @ 4.5V,  
Id = 12A,  
Rds(on) = 24 ~ 30mohm



### MODE

PR5006	Frequency	Discharge Mode
33k ohm	500kHz	Non-tracking Discharge
22k ohm	670kHz	
12k ohm	670kHz	Tracking Discharge
1k ohm	500kHz	

State	S3	S5	VDDR	VTTREF	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off



Wistron Confidential document. Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES


**緯創資通** Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
DC to DC 1D05V(SY8208D)		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date: Friday, May 16, 2014	Sheet 48 of 102	




```
SSID = PWR.Plane.Regulator_1p2v0p6v
```

## RT8231 for VDDQ



SB 20140328



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>RT8231(VDDQ_VTT)</b>			
Size	Document Number		Rev
Custom	<b>Hades 840M ULT</b>		<b>-1</b>
Date:	Wednesday, April 30, 2014	Sheet 49 of	102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

1D8V S0 TLV62065

Size  
A4

Document Number

Rev

Hades 840M ULT



-1

Date: Wednesday, April 30, 2014

Sheet 50 of 102





# SSID = VIDEO



SB 20140401


## T-COM Power

3D3V\_LCDVDD\_S0




Layout 40 mil

15 eDP\_VDDEN\_CPU



## Inverter Power




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			
LCD Connector			
Size	Document Number		Rev
A4	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014		Sheet 52 of 102



HADES


Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
CRT Board Connector (Reserved)		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 53 of 102

SSID = VIDEO

# HDMI Level Shifter & CONNECTOR

## HDMI CONN




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission


HADES

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
HDMI Level Shifter/Connector		
Size	Document Number	Rev
A3	Hades_8400M_ULT	-1
Date:	Friday, May 09, 2014	Sheet 54 of 102



HADES  
Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission


		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>Display Port</b>			
Size A4	Document Number <b>Hades 840M ULT</b>		Rev <b>-1</b>
Date: Wednesday, April 30, 2014		Sheet 55	of 102

# SATA HDD Connector




AC coupling caps near connector<100 mils

# SATA ODD Connector



AC coupling caps near connector<.00 mils

-1 20140516



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

Title		HDD / ODD	
Size	Document Number	Hades 840M ULT	
Custom		-1	
Date:	Friday, May 16, 2014	Sheet	56 of 102



5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

E-SATA

Size  
A4

Document Number

Rev

Hades 840M ULT


-1

Date: Wednesday, April 30, 2014


Sheet 57 of 102

SSID = Wireless

# Mini Card Connector(802.11a/b/g/n)



86 CLK\_WLAN <<< CLK\_WLAN  
86 WLAN\_RST# <<< WLAN\_RST#  
24,86 BLUETOOTH\_EN <<< BLUETOOTH\_EN  
24,86 WIFI\_RF\_EN <<< WIFI\_RF\_EN  
17,30,60,86 PCIE\_WAKE# <<< PCIE\_WAKE#



5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

WWAN CONN

Size  
A4

Document Number  
Hades 840M ULT

Rev  
-1


Date: Wednesday, April 30, 2014

Sheet 59 of 102




SSID = User.Interface


## Power Button\_LED





## Power STDBY\_LED




## Battery LED2(DC\_BATFULL)



## Battery LED1(CHARGE)



## Power Button



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**LED Bard/Power Button**

Size  
A4

Document Number

**Hades 840M ULT**

Rev  
**-1**

Date: Friday, May 09, 2014

Sheet 61 of 102

I2C Addr. = 0X2C (Synaptics)

100



KB1  
ETY-CON26-7-P

20.K0733.026

27 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26

KROW0 KROW1 KROW2 KROW3 KROW4 KROW5 KROW6 KROW7 KROW8 KROW9 KROW10 KROW11 KROW12 KROW13 KROW14 KROW15 KROW16 KROW17

KCOL0 KCOL1 KCOL2 KCOL3 KCOL4 KCOL5 KCOL6 KCOL7


26 1

K/B

24,86 24,86

KB PIN DEFINE 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1

KR PIN DEFINE 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26






HADES

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Size	Document Number
Custom	<b>Hades 840M ULT</b>

Sheet

-1




Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

HADES

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title <b>IO Board Connector</b>		
Size A4	Document Number <b>Hades 840M ULT</b>	Rev <b>-1</b>
Date: Friday, May 16, 2014	Sheet 63 of 102	



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

**Hall Sensor**

Size  
A4

Document Number

**Hades 840M ULT**


Rev  
**-1**

Date: Friday, May 16, 2014

Sheet 64 of 102



SB 20140401



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

緯創資通			Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.					
Title					
Dubug connector					
Size	Document Number				Rev
A4	Hades 840M ULT				-1
Date:	Wednesday, April 30, 2014		Sheet	65	of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

SENSOR HUB

Size

A4

Document Number

Hades 840M ULT

Rev


-1

Date: Wednesday, April 30, 2014

Sheet 66 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

HADES  
Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>G Sensor</b>			
Size Custom	Document Number <b>Hades 840M ULT</b>		Rev <b>-1</b>
Date: Wednesday, April 30, 2014		Sheet 67 of	102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (1/5)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

68

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (2/5)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

69

of

102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Thunderbolt (3/5)

Size

A4

Document Number

Hades 840M ULT


Rev

-1

Date:

Wednesday, April 30, 2014

Sheet 70 of 102



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

**Thunderbolt (4/5)**

Size

A4

Document Number

**Hades 840M ULT**

Rev

**-1**

Date:


Wednesday, April 30, 2014

Sheet

71

of


102



HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Thunderbolt (5/5)</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 72 of 102








### 3.4.2 PCI Express Power Decoupling and Filtering

Table 3-16. PEX\_I0VDD/Q Power Rail Combined

GPU Package Type	Capacitor Type	Footprint	Population	Location
GB2B-64	1.0 $\mu$ F	X6S 0402	1	Under GPU
	4.7 $\mu$ F	X6S 0603	1	Near GPU
	10 $\mu$ F	X5R 0805	1	Midway between GPU and Power Supply
	22 $\mu$ F	X5R 0805	1	Midway between GPU and Power Supply
GB4B-128 GB3-256	1.0 $\mu$ F	X6S 0402	4	Under GPU
	4.7 $\mu$ F	X6S 0603	2	Near GPU
	10 $\mu$ F	X5R 0805	4	Midway between GPU and Power Supply
	22 $\mu$ F	X5R 0805	4	Midway between GPU and Power Supply

Table 3-18. PEX\_SVDD\_3V3 and PEX\_PLL\_HVDD Decoupling





Capacitor Type	Footprint	Population	Location
0.1 $\mu$ F	X5R 0402	1	Near GPU
4.7 $\mu$ F	X5R 0603	2	Near GPU



N15P-GT-A2-GP  
071.0N15P.000U

HADES

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichai,  
Taipei Hsien 221, Taiwan, R.O.C.



Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
GPU (DIGITALOUT)		
Size	Document Number	Rev
A3	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 74 of 102




Table 3-10. GDDR5 GPU-Side FBVDD and FBVDDQ Combined Decoupling

GPU Package Type	Capacitor Type	Footprint	Population	Location
G82B-64 GDDR5	0.1 µF	X7R 0402	2	2 Under GPU
	1 µF	X7R 0603	2	2 Under GPU
	4.7 µF	X5R 0805	1	2 Under GPU
	10 µF	X5R 0805	1	1 Near GPU
G84B-128 GDDR5	0.1 µF	X7R 0402	4	4 Under GPU
	1 µF	X7R 0603	4	4 Under GPU
	4.7 µF	X5R 0805	2	4 Under GPU
	10 µF	X5R 0805	2	2 Near GPU
G83-256 GDDR5	0.1 µF	X7R 0402	8	8 Under GPU
	1 µF	X7R 0603	14	14 Under GPU
	4.7 µF	X5R 0805	10	10 Under GPU
	10 µF	X5R 0805	6	6 Near GPU
22 µF	X5R 0805	6	6 Near GPU	

Notes:

Notes:  
1. At least two G8D vias and two Power vias for each capacitor, all values in this table are preliminary, final values may change.  
2. If a single partition 64 bit GPU is the G84B-128 package is used, populate only half of the recommended number of decoupling capacitors of G84B-128.



Table 3-14. FBx\_PLL\_AVDD and FBx\_DLL\_AVDD Filtering

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
G82B-64	FBx_PLL_AVDD and FBx_DLL_AVDD Combined	0.1 $\mu$ F X7R 0402 22 $\mu$ F X5R 0805	2	Under GPU 1	Near GPU
	Seed Type	30 $\Omega$ (ESR=0.010 $\Omega$ ) 0603	1	Near GPU	
G84B-128	FBx_PLL_AVDD and FBx_DLL_AVDD Combined	0.1 $\mu$ F X7R 0402 22 $\mu$ F X5R 0805	3 (1 per ball)	Under GPU 1	Near GPU
	Seed Type	30 $\Omega$ (ESR=0.010 $\Omega$ ) 0603	1	Near GPU	
G83-256	FBx_PLL_AVDD	0.1 $\mu$ F X7R 0402 22 $\mu$ F X5R 0805	4 (1 per ball)	Under GPU 1	Near GPU
	Seed Type	30 $\Omega$ (ESR=0.010 $\Omega$ ) 0603	1	Near GPU	


Note: Filtering for FBx\_PLL\_AVDD on G83-256 is combined with PLL filtering in section 3.9.2.

GPU Package	PLL Rail	Capacitor Type	Footprint	Population	Location	
GB20-64 and GB40-128	PLL_VDD	0.1 $\mu$ F	X7R	0402	1	Under GPU
		22 $\mu$ F	X5R	0805	1	Heat GPU
		<b>Bead Type</b>				
		10 $\Omega$ (ESR<0.05 $\Omega$ )	0402	1		Heat GPU




GPU Package	PLL Rails	Capacitor Type	Footprint	Population	Location
G82B-64	SP_PLLVDD +	0.1 $\mu$ F	X7R 0402	1 per ball	Under GPU
G82B-128	YD_PLLVDD	4.7 $\mu$ F	X5R 0603	1	Hear GPU
G83-256		22 $\mu$ F	X5R 0805	1	Hear GPU
<b>Bead Type</b>					
		180 $\Omega$ (ESR=0.2)	0603	1	Hear GPU



Follow N15x GPU design guide and implement OVERT function



GPIO12	PWR_LEVEL	1	AC power detect or power supply overdraw input	100K pull-up to 3V3, AON
--------	-----------	---	--	--------------------------



DDR3	1.5V/ 1.5V	Single Rank	Hynix	H5T4G08A1FR-11C	A-die	0x0	1000	N/A	Production candidate
			Micron	MT41J256M16HA-093G-E	E-die	0x1	1000	1322	Production candidate
			Samsung	K4V4G16-46C-1A	D-die	0x2	1000	N/A	Post-production candidate

Resistor Values	Pull-up to VDD33	Pull-down to GND
4.99 k	1000	0000 Hynix
10.0 k	1001	0001
15.0 k	1010	0010 Samsung
20.0 k	1011	0011
24.9 k	1100	0100
30.1 k	1101	0101
34.8 k	1110	0110
45.3 k	1111	0111



4.99Kohm	64.49915.6DL
10Kohm	64.10025.L0L
15Kohm	64.15025.6DL
20Kohm	64.20025.6DL
24.9Kohm	64.24925.6DL
30.1Kohm	64.30125.6DL
34.8Kohm	64.34825.6DL
45Kohm	64.45325.6DL

Strap Pin Name	Logical Strapping Bit 3	Logical Strapping Bit 2	Logical Strapping Bit 1	Logical Strapping Bit 0
ROW_SCLK	SOR2_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
ROW_SI	RAH_CFG[3]	RAH_CFG[2]	RAH_CFG[1]	RAH_CFG[0]
SOR0_S0	DEVSD_SCLK	PCIE_CFG	SMB_ADAT0	VGA_DEVICE

Keep strap print for pull-up to 3V3\_A0H and pull-down to GND and stuff 50k pull-up.

Keep foot print for pull-up to 3V3\_A0H and pull-down to GND for forward compatibility.


STRAP1  
STRAP2  
STRAP3



Check with NV/ Ken

Hynix	H5TC4G63AFR-11C	A-die	0x0	1000
Micron	MT41J256M16HA-093G:E	E-die	0x1	1000
Samsung	K4W4G1646D-BC1A	D-die	0x2	1000

<p>Withron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Withron permission</p>					
HADES					
緯創資通		Wistron Corporation			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsien 221, Taiwan, R.O.C.			
Date					
<p><b>GPU (GPIO/STRAP)</b></p>					
Size	Document Number		Rev		
Option	Hades 840M ULT		-1		
Doc	Memory, only via 2014	Sheet	78 of		




GPU Package Type	Capacitor Type	Footprint	Population	Location	Comments
GB2B-64	4.7 $\mu$ F	X85 0603	10	Under GPU	
	1 $\mu$ F	X85 0402	4	Under GPU	
	4.7 $\mu$ F	XSR 0805	1	Hear GPU	
	22 $\mu$ F	XSR 0805	1	Hear GPU	
	4.7 $\mu$ F	XSR 0805	5	Hear GPU	
GB4B-128	330 $\mu$ F	POS 7343	1	Hear GPU	ESR $\leq$ 6 m $\Omega$
	4.7 $\mu$ F	X85 0603	15	Under GPU	
	1 $\mu$ F	X85 0402	8	Under GPU	
	22 $\mu$ F	XSR 0805	14	Hear GPU	See Note 2
GB3-256	330 $\mu$ F	POS 7343	2	Hear GPU	ESR $\leq$ 6 m $\Omega$
	0.1 $\mu$ F	XSR 0402	20	Under GPU	
	4.7 $\mu$ F	X85 0603	40	Under GPU	
	10 $\mu$ F	XSR 0805	4	Hear GPU	
	22 $\mu$ F	XSR 0805	11	Hear GPU	
	40 $\mu$ F	XSR 1206	4	Hear GPU	
	330 $\mu$ F	POS 7343	4	Hear GPU	ESR $\leq$ 6 m $\Omega$

Table 3-27. 3.3V Power Rail Decoupling

GPU Package	Rail	Capacitor Type	Footprint	Population	Location
GB2B-64	3V3_MAABH	0.1 $\mu$ F	X65 0402	2	Under GPU
GB4B-128		1 $\mu$ F	XSR 0603	1	Hear GPU
GB3-256		4.7 $\mu$ F	XSR 0603	1	Hear GPU
GB2B-64	3V3_AONH	0.1 $\mu$ F	X65 0402	1	Under GPU
GB4B-128		1 $\mu$ F	XSR 0603	1	Hear GPU
GB3-256		4.7 $\mu$ F	XSR 0603	1	Hear GPU

Note: This table is for non-SLI mode. For SLI mode, please refer to the MIO Decoupling table.



HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu, Taipei Hsin 221, Taiwan, R.O.C.	
File	<b>GPU (POWER/GND)</b>
Size	Document Number
Date	<b>Hades 840M ULT</b>
Sheet	77 of 102









Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type			Population		Location
			FBVDDQ	FBVDD	
FBVDD/Q Combined					
0.1 μF	X7R	0402	2		Under DRAM
1.0 μF	X7R	0603	4		Under DRAM
10 μF	X5R	0805	0		Close to DRAM
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

Note: \*Location is close to DRAM, for clamshell mode.



0214/02/27



Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

Hades		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: GPU-VRAM1,2 (1/4)			
Size Custom	Document Number	Rev -1	
Date: Wednesday, April 30, 2014	Sheet 78	of 102	











Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type			Population		Location
			FBVDDQ	FBVDD	
FBVDD/Q Combined					
0.1 μF	X7R	0402	2		Under DRAM
1.0 μF	X7R	0603	4		Under DRAM
10 μF	X5R	0805	0		Close to DRAM
FBVDD/Q Separate					
0.1 μF	X7R	0402	4	2	Under DRAM
1.0 μF	X7R	0603	3	1	Under DRAM
10 μF	X5R	0805	0	0	Close to DRAM

**Note:** \*Location is close to DRAM, for clamshell mode.



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission









Table 3-11. DDR3 per Memory FBVDD/Q Decoupling

Capacitor Type	Population			Location
	FBVDDQ	FBVDD		
0.1 $\mu$ F	X7R	0402	2	Under DRAM
1.0 $\mu$ F	X7R	0603	4	Under DRAM
10 $\mu$ F	X5R	0805	0	Close to DRAM
FBVDD/Q Separate				
0.1 $\mu$ F	X7R	0402	4	Under DRAM
1.0 $\mu$ F	X7R	0603	3	Under DRAM
10 $\mu$ F	X5R	0805	0	Close to DRAM

Note: \*Location is close to DRAM for clamshell mode.



HADES

Wistron Confidential document. Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission



緯創資通

**Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
GPU-VRAM7,8 (4/4)			
Size	Document Number		Rev
Custom	Hades 840M ULT		-1
Date:	Wednesday, April 30, 2014	Sheet 81 of 102	




### VGA\_CORE&1D05V\_VGA\_S0 Discharge Circuit

**HADES**


**緯創資通** **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			
<b>DISCRETE VGA POWER</b>			
Size	Document Number		Rev
Custom	<b>Hades 840M ULT</b>		<b>-1</b>
Date:	Thursday, May 22, 2014	Sheet	83 of 102



HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title <div>Switchable GFX LCD(1/2)</div>		
Size <div>A4</div>	Document Number <div>Hades 840M ULT</div>	Rev <div>-1</div>
Date: Wednesday, April 30, 2014		Sheet 84 of 102



HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Switchable GFX LCD(2/2)

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014

Sheet

85

of

102



5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

NFC

Size  
A4

Document Number

Rev

Hades 840M ULT


-1

Date: Wednesday, April 30, 2014

Sheet 87 of 102







HADES Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<div>緯創資通</div> <div>Wistron Corporation</div> <div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>		
Title		
Finger Print		
Size	Document Number	Rev
A4	Hades 840M ULT	-1
Date:	Wednesday, April 30, 2014	Sheet 89 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Express Card

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 90 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Smart Card socket

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 91 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title

Switchable GFX eDP

Size  
A4

Document Number  
Hades 840M ULT

Rev  
-1

Date: Wednesday, April 30, 2014

Sheet 92 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Bottom Docking

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 93 of 102

**HADES** Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

# Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

## ***Inter LAN WG1217LM***

Size  
A4

Document Number

**Hades 840M ULT**

Rev	
-----	--

Date: Wednesday, April 30, 2014

Sheet 94 of 102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

LAN Switch

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date: Wednesday, April 30, 2014

Sheet 95 of 102

D

D

C

C

B

B

A

A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

**Wistron Corporation**

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title
-------

## ***PCH XDP***

Size

A4

Document Number
-----------------

## Hades 840M ULT

Rev

**-1**

Date: Wednesday, April 30, 2014

Sheet 96 of 102



4

3

2

1

Wistron Confidential document, Anyone can not  
Duplicate, Modify, Forward or any other purpose  
application without get Wistron permission

HADES

<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
table of content		
Size A4	Document Number Hades 840M ULT	Rev -1
Date: Wednesday, April 30, 2014	Sheet 97 of	102

5	4	3	2	1
D				D
C				C
B				B
A				A

HADES

Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

Change History

Size

A4

Document Number

Hades 840M ULT

Rev

-1

Date:

Wednesday, April 30, 2014


Sheet

98


of



102

Intel-Power Up Sequence



HASWELL POWER UP SEQUENCE DIAGRAM






HADES


Wistron Confidential document, Anyone can not Duplicate, Modify, Forward or any other purpose application without get Wistron permission

<b>緯創資通</b>		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>Power Block Diagram</b>			
Size A3	Document Number	<b>Hades 840M ULT</b>	Rev <b>-1</b>
Date:	Wednesday, April 30, 2014	Sheet 100 of	102

PCH SMBus Block Diagram



KBC SMBus Block Diagram



## 1



3

4

1

11

[illegible]

[www.s-manuals.com](http://www.s-manuals.com)